<?xml version="1.0"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
	<id>https://wiki.coreyblair.us/index.php?action=history&amp;feed=atom&amp;title=Template%3AInfobox_CPU_architecture%2Fdoc</id>
	<title>Template:Infobox CPU architecture/doc - Revision history</title>
	<link rel="self" type="application/atom+xml" href="https://wiki.coreyblair.us/index.php?action=history&amp;feed=atom&amp;title=Template%3AInfobox_CPU_architecture%2Fdoc"/>
	<link rel="alternate" type="text/html" href="https://wiki.coreyblair.us/index.php?title=Template:Infobox_CPU_architecture/doc&amp;action=history"/>
	<updated>2026-11-04T04:29:27Z</updated>
	<subtitle>Revision history for this page on the wiki</subtitle>
	<generator>MediaWiki 1.46.2</generator>
	<entry>
		<id>https://wiki.coreyblair.us/index.php?title=Template:Infobox_CPU_architecture/doc&amp;diff=884&amp;oldid=prev</id>
		<title>Corey: 1 revision imported</title>
		<link rel="alternate" type="text/html" href="https://wiki.coreyblair.us/index.php?title=Template:Infobox_CPU_architecture/doc&amp;diff=884&amp;oldid=prev"/>
		<updated>2017-11-24T19:11:28Z</updated>

		<summary type="html">&lt;p&gt;1 revision imported&lt;/p&gt;
&lt;table style=&quot;background-color: #fff; color: #202122;&quot; data-mw-interface=&quot;&quot;&gt;
				&lt;tr class=&quot;diff-title&quot; lang=&quot;en&quot;&gt;
				&lt;td colspan=&quot;1&quot; style=&quot;background-color: #fff; color: #202122; text-align: center;&quot;&gt;← Older revision&lt;/td&gt;
				&lt;td colspan=&quot;1&quot; style=&quot;background-color: #fff; color: #202122; text-align: center;&quot;&gt;Revision as of 19:11, 24 November 2017&lt;/td&gt;
				&lt;/tr&gt;&lt;tr&gt;&lt;td colspan=&quot;2&quot; class=&quot;diff-notice&quot; lang=&quot;en&quot;&gt;&lt;div class=&quot;mw-diff-empty&quot;&gt;(No difference)&lt;/div&gt;
&lt;/td&gt;&lt;/tr&gt;&lt;/table&gt;</summary>
		<author><name>Corey</name></author>
	</entry>
	<entry>
		<id>https://wiki.coreyblair.us/index.php?title=Template:Infobox_CPU_architecture/doc&amp;diff=883&amp;oldid=prev</id>
		<title>deleted&gt;Goingbatty: /* Parameters */clean up using AWB (11376)</title>
		<link rel="alternate" type="text/html" href="https://wiki.coreyblair.us/index.php?title=Template:Infobox_CPU_architecture/doc&amp;diff=883&amp;oldid=prev"/>
		<updated>2015-09-05T21:51:34Z</updated>

		<summary type="html">&lt;p&gt;&lt;span class=&quot;autocomment&quot;&gt;Parameters: &lt;/span&gt;clean up using &lt;a href=&quot;/index.php?title=wiki:AWB&amp;amp;action=edit&amp;amp;redlink=1&quot; class=&quot;new&quot; title=&quot;wiki:AWB (page does not exist)&quot;&gt;AWB&lt;/a&gt; (11376)&lt;/p&gt;
&lt;p&gt;&lt;b&gt;New page&lt;/b&gt;&lt;/p&gt;&lt;div&gt;{{Documentation subpage}}&lt;br /&gt;
&amp;lt;!-- PLEASE ADD CATEGORIES AND INTERWIKIS AT THE BOTTOM OF THIS PAGE --&amp;gt;&lt;br /&gt;
This template is for CPU architectures.&lt;br /&gt;
&lt;br /&gt;
=== Usage ===&lt;br /&gt;
&amp;lt;pre&amp;gt;&lt;br /&gt;
{{Infobox CPU architecture&lt;br /&gt;
| name       = &lt;br /&gt;
| designer   = &lt;br /&gt;
| bits       = &lt;br /&gt;
| introduced = &lt;br /&gt;
| version    = &lt;br /&gt;
| design     = &lt;br /&gt;
| type       = &lt;br /&gt;
| encoding   = &lt;br /&gt;
| branching  = &lt;br /&gt;
| endianness = &lt;br /&gt;
| page size  = &lt;br /&gt;
| extensions = &lt;br /&gt;
| open       = &lt;br /&gt;
| registers  = &lt;br /&gt;
| gpr        = &lt;br /&gt;
| fpr        = &lt;br /&gt;
}}&lt;br /&gt;
&amp;lt;/pre&amp;gt;&lt;br /&gt;
&lt;br /&gt;
=== Description ===&lt;br /&gt;
&amp;lt;pre&amp;gt;&lt;br /&gt;
{{Infobox CPU architecture&lt;br /&gt;
| name       = Name of architecture, e.g. x86, SPARC, PowerPC, MIPS, ARM&lt;br /&gt;
| designer   = Designer of the architecture&lt;br /&gt;
| bits       = Width of accumulator/general registers/stack top, e.g. 32-bit, 64-bit&lt;br /&gt;
| introduced = Year introduced&lt;br /&gt;
| version    = Version/revision of architecture/ISA&lt;br /&gt;
| design     = Design strategy, e.g. RISC, CISC&lt;br /&gt;
| type       = Type of architecture, e.g. Register-Register, Register-Memory, Memory-Memory&lt;br /&gt;
| encoding   = Instruction set encoding, e.g. Fixed or Variable&lt;br /&gt;
| branching  = Branching evaluation, e.g. Condition register, Condition code, Compare and branch&lt;br /&gt;
| endianness = Byte ordering, i.e. Little, Big, Bi&lt;br /&gt;
| page size  = Primary size of page, i.e. 4 KiB, 2 MiB, 1 GiB; does not include &amp;quot;huge pages&amp;quot; and other extensions&lt;br /&gt;
| extensions = ISA extensions, i.e. MMX, SSE, AltiVec, etc&lt;br /&gt;
| open       = Is the architecture open or not? (as in free or proprietary)&lt;br /&gt;
| registers  = Number and size of processor registers &lt;br /&gt;
| gpr        = Number of general-purpose registers (and size, if not indicated by bits=)&lt;br /&gt;
| fpr        = Number of floating-point registers (and size, if not indicated by bits=)&lt;br /&gt;
}}&lt;br /&gt;
&amp;lt;/pre&amp;gt;&lt;br /&gt;
All fields are optional.&lt;br /&gt;
&lt;br /&gt;
=== Example ===&lt;br /&gt;
{{Infobox CPU architecture&lt;br /&gt;
| name       = SPARC&lt;br /&gt;
| designer   = [[Sun Microsystems]]&lt;br /&gt;
| bits       = 64-bit (32 → 64)&lt;br /&gt;
| introduced = 1985&lt;br /&gt;
| version    = V9 (1993)&lt;br /&gt;
| design     = RISC&lt;br /&gt;
| type       = Register-Register&lt;br /&gt;
| encoding   = Fixed&lt;br /&gt;
| branching  = Condition code&lt;br /&gt;
| endianness = Bi (Big → Bi)&lt;br /&gt;
| page size  = 8 KiB&lt;br /&gt;
| extensions = [[Visual Instruction Set|VIS]] 1.0, 2.0, 3.0&lt;br /&gt;
| open       = Yes&lt;br /&gt;
| gpr        = 31 (G0 = 0; non-global registers use [[register window]]s)&lt;br /&gt;
| fpr         = 32&lt;br /&gt;
}}&lt;br /&gt;
&amp;lt;pre&amp;gt;&lt;br /&gt;
{{Infobox CPU architecture&lt;br /&gt;
| name       = SPARC&lt;br /&gt;
| designer   = [[Sun Microsystems]]&lt;br /&gt;
| bits       = 64-bit (32 → 64)&lt;br /&gt;
| introduced = 1985&lt;br /&gt;
| version    = V9 (1993)&lt;br /&gt;
| design     = RISC&lt;br /&gt;
| type       = Register-Register&lt;br /&gt;
| encoding   = Fixed&lt;br /&gt;
| branching  = Condition code&lt;br /&gt;
| endianness = Bi (Big → Bi)&lt;br /&gt;
| page size  = 8 KiB&lt;br /&gt;
| extensions = [[Visual Instruction Set|VIS]] 1.0, 2.0, 3.0&lt;br /&gt;
| open       = Yes&lt;br /&gt;
| gpr        = 31 (G0 = 0; non-global registers use [[register window]]s)&lt;br /&gt;
| fpr        = 32&lt;br /&gt;
}}&lt;br /&gt;
&amp;lt;/pre&amp;gt;&lt;br /&gt;
&lt;br /&gt;
=== Parameters ===&lt;br /&gt;
All parameters are optional.&lt;br /&gt;
; name: Name of architecture, e.g. x86, SPARC, PowerPC, MIPS, ARM&lt;br /&gt;
; designer: Designer of the architecture&lt;br /&gt;
; bits: Width of accumulator/general registers/stack top, e.g. 32-bit, 64-bit&lt;br /&gt;
; introduced: Year introduced&lt;br /&gt;
; version: Version/revision of architecture/ISA&lt;br /&gt;
; design: Design strategy, e.g. RISC, CISC&lt;br /&gt;
; type: Type of architecture, e.g. Register-Register, Register-Memory, Memory-Memory&lt;br /&gt;
; encoding: Instruction set encoding, e.g. Fixed or Variable&lt;br /&gt;
; branching: Branching evaluation, e.g. Condition register, Condition code, Compare and branch&lt;br /&gt;
; endianness: Byte ordering, e.g. Little, Big, Bi&lt;br /&gt;
; page size: Primary size of page, e.g. 4 KiB, 2 MiB, 1 GiB; does not include &amp;quot;huge pages&amp;quot; and other extensions&lt;br /&gt;
; extensions: ISA extensions, e.g. MMX, SSE, AltiVec&lt;br /&gt;
; open: Is the architecture open or not? (as in free or proprietary)&lt;br /&gt;
; registers: Number and size of processor registers&lt;br /&gt;
; gpr: Number of general-purpose registers (and size, if not indicated by bits=)&lt;br /&gt;
; fpr: Number of floating-point registers (and size, if not indicated by bits=)&lt;br /&gt;
&lt;br /&gt;
=== See also ===&lt;br /&gt;
* {{Lts|Infobox CPU}} for [[central processing unit]]s&lt;br /&gt;
* {{Lts|Infobox computer hardware bus}} for [[Bus (computing)|computer bus]]es&lt;br /&gt;
&lt;br /&gt;
&amp;lt;includeonly&amp;gt;&lt;br /&gt;
&amp;lt;!-- CATEGORIES AND INTERWIKIS HERE, THANKS --&amp;gt;&lt;br /&gt;
[[Category:Computer hardware infobox templates|CPU architecture]]&lt;br /&gt;
&amp;lt;/includeonly&amp;gt;&lt;/div&gt;</summary>
		<author><name>deleted&gt;Goingbatty</name></author>
	</entry>
</feed>